

## Text VRAM

Memory block 38h

offset	R / W	Explanation																																																																																	
0000h : 07FFh	R / W	<p>Text 1</p> <table border="1"> <tr> <th>Bit</th> <td>7</td> <td>6</td> <td>Five</td> <td>Four</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <th>function</th> <td colspan="8">A [10: 3]</td> </tr> </table> <p>A [10: 3] is valid for PCG that specifies the Kanji ROM address A [16: 3] together with text 1/2. A [3] (Bit0) is ignored in 1-character 16-line mode.</p>	Bit	7	6	Five	Four	3	2	1	0	function	A [10: 3]																																																																						
Bit	7	6	Five	Four	3	2	1	0																																																																											
function	A [10: 3]																																																																																		
0800h : 0FFFh	R / W	<p>attribute</p> <table border="1"> <tr> <th>Bit</th> <td>7</td> <td>6</td> <td>Five</td> <td>Four</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <th>function</th> <td>BL</td> <td>RV</td> <td>S [1: 0]</td> <td>P</td> <td>G</td> <td>R</td> <td>B</td> <td></td> </tr> </table> <table border="1"> <tr> <td><b>BL</b></td> <td>Blink</td> <td>0: Blink disabled 1: Blink enabled</td> </tr> <tr> <td><b>RV</b></td> <td>reverse</td> <td>0: Reverse disabled 1: Reverse enabled</td> </tr> <tr> <td><b>S</b></td> <td>Single color PCG selection</td> <td>00: PCG0 01: PCG1 10: PCG2 11: PCG3</td> </tr> <tr> <td><b>P</b></td> <td>8 color PCG selection</td> <td>0: Kanji ROM / single color PCG 1: 8 color PCG</td> </tr> <tr> <td><b>GRB</b></td> <td>Letter color</td> <td>           Kanji ROM / single color PCG character color  <table border="1"> <tr> <th>GRB</th> <th>color</th> <th>GRB</th> <th>color</th> </tr> <tr> <td>000</td> <td>■ Black</td> <td>100</td> <td>■ Green</td> </tr> <tr> <td>001</td> <td>■ Blue</td> <td>101</td> <td>■ Cyan</td> </tr> <tr> <td>010</td> <td>■ Red</td> <td>110</td> <td>■ Yellow</td> </tr> <tr> <td>011</td> <td>■ Magenta</td> <td>111</td> <td>□ White</td> </tr> </table> </td> </tr> </table> <table border="1"> <thead> <tr> <th>P</th> <th>S</th> <th>K</th> <th>mode</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>00</td> <td>1</td> <td>Kanji ROM</td> </tr> <tr> <td>0</td> <td>00</td> <td>0</td> <td>PCG0 (single color)</td> </tr> <tr> <td>0</td> <td>01 01</td> <td>---</td> <td>PCG1 (single color)</td> </tr> <tr> <td>0</td> <td>Ten</td> <td>---</td> <td>PCG2 (single color)</td> </tr> <tr> <td>0</td> <td>11</td> <td>---</td> <td>PCG3 (single color)</td> </tr> <tr> <td>1</td> <td>---</td> <td>---</td> <td>Superposition of PCG1 / 2/3 (8 colors)</td> </tr> </tbody> </table> <p>* Kanji / single color PCG is treated as transparent where there are no dots, but in the case of 8-color PCG, black is treated as transparent. * Attributes are processed in the order of blink → reverse → color specification.</p>	Bit	7	6	Five	Four	3	2	1	0	function	BL	RV	S [1: 0]	P	G	R	B		<b>BL</b>	Blink	0: Blink disabled 1: Blink enabled	<b>RV</b>	reverse	0: Reverse disabled 1: Reverse enabled	<b>S</b>	Single color PCG selection	00: PCG0 01: PCG1 10: PCG2 11: PCG3	<b>P</b>	8 color PCG selection	0: Kanji ROM / single color PCG 1: 8 color PCG	<b>GRB</b>	Letter color	Kanji ROM / single color PCG character color <table border="1"> <tr> <th>GRB</th> <th>color</th> <th>GRB</th> <th>color</th> </tr> <tr> <td>000</td> <td>■ Black</td> <td>100</td> <td>■ Green</td> </tr> <tr> <td>001</td> <td>■ Blue</td> <td>101</td> <td>■ Cyan</td> </tr> <tr> <td>010</td> <td>■ Red</td> <td>110</td> <td>■ Yellow</td> </tr> <tr> <td>011</td> <td>■ Magenta</td> <td>111</td> <td>□ White</td> </tr> </table>	GRB	color	GRB	color	000	■ Black	100	■ Green	001	■ Blue	101	■ Cyan	010	■ Red	110	■ Yellow	011	■ Magenta	111	□ White	P	S	K	mode	0	00	1	Kanji ROM	0	00	0	PCG0 (single color)	0	01 01	---	PCG1 (single color)	0	Ten	---	PCG2 (single color)	0	11	---	PCG3 (single color)	1	---	---	Superposition of PCG1 / 2/3 (8 colors)
Bit	7	6	Five	Four	3	2	1	0																																																																											
function	BL	RV	S [1: 0]	P	G	R	B																																																																												
<b>BL</b>	Blink	0: Blink disabled 1: Blink enabled																																																																																	
<b>RV</b>	reverse	0: Reverse disabled 1: Reverse enabled																																																																																	
<b>S</b>	Single color PCG selection	00: PCG0 01: PCG1 10: PCG2 11: PCG3																																																																																	
<b>P</b>	8 color PCG selection	0: Kanji ROM / single color PCG 1: 8 color PCG																																																																																	
<b>GRB</b>	Letter color	Kanji ROM / single color PCG character color <table border="1"> <tr> <th>GRB</th> <th>color</th> <th>GRB</th> <th>color</th> </tr> <tr> <td>000</td> <td>■ Black</td> <td>100</td> <td>■ Green</td> </tr> <tr> <td>001</td> <td>■ Blue</td> <td>101</td> <td>■ Cyan</td> </tr> <tr> <td>010</td> <td>■ Red</td> <td>110</td> <td>■ Yellow</td> </tr> <tr> <td>011</td> <td>■ Magenta</td> <td>111</td> <td>□ White</td> </tr> </table>	GRB	color	GRB	color	000	■ Black	100	■ Green	001	■ Blue	101	■ Cyan	010	■ Red	110	■ Yellow	011	■ Magenta	111	□ White																																																													
GRB	color	GRB	color																																																																																
000	■ Black	100	■ Green																																																																																
001	■ Blue	101	■ Cyan																																																																																
010	■ Red	110	■ Yellow																																																																																
011	■ Magenta	111	□ White																																																																																
P	S	K	mode																																																																																
0	00	1	Kanji ROM																																																																																
0	00	0	PCG0 (single color)																																																																																
0	01 01	---	PCG1 (single color)																																																																																
0	Ten	---	PCG2 (single color)																																																																																
0	11	---	PCG3 (single color)																																																																																
1	---	---	Superposition of PCG1 / 2/3 (8 colors)																																																																																
1000H : 17FFh	R / W	<p>Text 2</p> <table border="1"> <tr> <th>Bit</th> <td>7</td> <td>6</td> <td>Five</td> <td>Four</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <th>function</th> <td>K</td> <td>L</td> <td colspan="6">A [16:11]</td> </tr> </table> <table border="1"> <tr> <td><b>K</b></td> <td>Kanji / PCG</td> <td>0: PCG 1: Kanji ROM</td> </tr> <tr> <td><b>L</b></td> <td>Level 1 / Level 2 Kanji selection</td> <td>0: Level 1 Kanji 1: Level 2 Kanji</td> </tr> </table>	Bit	7	6	Five	Four	3	2	1	0	function	K	L	A [16:11]						<b>K</b>	Kanji / PCG	0: PCG 1: Kanji ROM	<b>L</b>	Level 1 / Level 2 Kanji selection	0: Level 1 Kanji 1: Level 2 Kanji																																																									
Bit	7	6	Five	Four	3	2	1	0																																																																											
function	K	L	A [16:11]																																																																																
<b>K</b>	Kanji / PCG	0: PCG 1: Kanji ROM																																																																																	
<b>L</b>	Level 1 / Level 2 Kanji selection	0: Level 1 Kanji 1: Level 2 Kanji																																																																																	

## Kanji ROM address

Character type	address	Value to write in VRAM
Non-kanji	0000h ~	8000h + ((JIS_H - 21h) * 60h + (JIS_L - 20h)) * 4
Level 1 Kanji	8000h ~	9000h + ((JIS_H - 30h) * 60h + (JIS_L - 20h)) * 4
Level 2 Kanji	20000h ~	C000h + ((JIS_H - 50h) * 60h + (JIS_L - 20h)) * 4
ANK (16 lines)	6000h ~	8C00h + (ASCII * 4)
ANK (8 lines)	6010h ~	8C02h + (ASCII * 4)
MZ-2000 CGROM	6018h ~	8C03h + (ASCII * 4)
MZ-700 CGROM (equivalent to 0000h-03FFh)	4400h ~	8880h + DISPCODE
MZ-700 CGROM (equivalent to 0C00h-0FFFh)	5C00h ~	8B80h + (DISPCODE - 80h)

\* MZ-700 CGROM display codes 66h (&) and 67h (!) are replaced with double diagonal line patterns. There is no MZ-700 katakana / lowercase letter pattern.

## PCG RAM

Memory block 39h

offset	R / W	Explanation
0000h : 07FFh	R / W	PCG0 or Kanji ROM ( specified by <a href="#">port CFh</a> )
0800h : 0FFFh	R / W	PCG1
1000H : 17FFh	R / W	PCG2
1800h : 1FFFh	R / W	PCG3

As for the bitmap pattern of PCG RAM / Kanji ROM, MSB (Bit7) is on the left side and LSB (Bit0) is on the right side. Note that it is the opposite of GVRAM.

## RS-232C / mouse

address	R / W	Explanation
A0h	R / W	Z80SIO channel A data
A1h	R / W	Z80SIO Channel A Control
A2h	R / W	Z80SIO channel B data
A3h	R / W	Z80SIO Channel B Control

\* Address can be changed to B0h-B3h with Bit7 of I / O CDh  
Channel B function (RS-232C / mouse) can be selected with IOA [3] of OPN

## Memory mapping register

address	R / W	Explanation

B4h	W	<table border="1"> <tr> <th>Bit</th> <td>7</td> <td>6</td> <td>Five</td> <td>Four</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <th>signal</th> <td colspan="3"></td> <td colspan="5">MRSEL</td> </tr> </table>	Bit	7	6	Five	Four	3	2	1	0	signal				MRSEL																								
		Bit	7	6	Five	Four	3	2	1	0																														
signal				MRSEL																																				
<p>Select the memory mapping register to be read / written by B5h After reading / writing B5h, the value of B4h is auto-incremented.</p> <table border="1"> <thead> <tr> <th>MRSEL</th> <th>Memory address</th> <th>MRSEL</th> <th>Memory address</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0000h-1FFFh</td> <td>Four</td> <td>8000h-9FFFh</td> </tr> <tr> <td>1</td> <td>2000h-3FFFh</td> <td>Five</td> <td>A000h-BFFFh</td> </tr> <tr> <td>2</td> <td>4000h-5FFFh</td> <td>6</td> <td>C000h-DFFFh</td> </tr> <tr> <td>3</td> <td>6000h-7FFFh</td> <td>7</td> <td>E000h-FFFFh</td> </tr> </tbody> </table>			MRSEL	Memory address	MRSEL	Memory address	0	0000h-1FFFh	Four	8000h-9FFFh	1	2000h-3FFFh	Five	A000h-BFFFh	2	4000h-5FFFh	6	C000h-DFFFh	3	6000h-7FFFh	7	E000h-FFFFh																		
MRSEL	Memory address	MRSEL	Memory address																																					
0	0000h-1FFFh	Four	8000h-9FFFh																																					
1	2000h-3FFFh	Five	A000h-BFFFh																																					
2	4000h-5FFFh	6	C000h-DFFFh																																					
3	6000h-7FFFh	7	E000h-FFFFh																																					
B5h	R / W	<table border="1"> <tr> <th>Bit</th> <td>7</td> <td>6</td> <td>Five</td> <td>Four</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <th>signal</th> <td colspan="3"></td> <td colspan="5">MB</td> </tr> </table>	Bit	7	6	Five	Four	3	2	1	0	signal				MB																								
		Bit	7	6	Five	Four	3	2	1	0																														
		signal				MB																																		
		Memory block number to allocate																																						
		<table border="1"> <thead> <tr> <th>MB</th> <th>Memory block</th> <th>Weight at the time of access</th> </tr> </thead> <tbody> <tr> <td>00h-0Fh</td> <td>Main RAM (8Kx16 = 128K)</td> <td>+1 during M1 cycle</td> </tr> <tr> <td>10h-1Fh</td> <td>Extended RAM (8Kx16 = 128K)</td> <td>+1 during M1 cycle</td> </tr> <tr> <td>20h-27h</td> <td>Standard graphic VRAM (B / R / G / I)</td> <td>+1 (*)</td> </tr> <tr> <td>28h-2Fh</td> <td>Extended graphics VRAM (B / R / G / I)</td> <td>+1 (*)</td> </tr> <tr> <td>30h-31h</td> <td>Standard Graphic VRAM (Read-Modify-Write)</td> <td>+2 (*)</td> </tr> <tr> <td>32h-33h</td> <td>Extended Graphic VRAM (Read-Modify-Write)</td> <td>+2 (*)</td> </tr> <tr> <td>34h-37h</td> <td>IPL ROM</td> <td>+1 during M1 cycle</td> </tr> <tr> <td>38h</td> <td>Text VRAM</td> <td>+1 (*)</td> </tr> <tr> <td>39h</td> <td>Kanji ROM / PCG</td> <td>+2 (*)</td> </tr> <tr> <td>3Ah</td> <td>Dictionary ROM</td> <td>???</td> </tr> <tr> <td>3Ch-3Fh</td> <td>Communication ROM</td> <td>+1 during M1 cycle</td> </tr> </tbody> </table>			MB	Memory block	Weight at the time of access	00h-0Fh	Main RAM (8Kx16 = 128K)	+1 during M1 cycle	10h-1Fh	Extended RAM (8Kx16 = 128K)	+1 during M1 cycle	20h-27h	Standard graphic VRAM (B / R / G / I)	+1 (*)	28h-2Fh	Extended graphics VRAM (B / R / G / I)	+1 (*)	30h-31h	Standard Graphic VRAM (Read-Modify-Write)	+2 (*)	32h-33h	Extended Graphic VRAM (Read-Modify-Write)	+2 (*)	34h-37h	IPL ROM	+1 during M1 cycle	38h	Text VRAM	+1 (*)	39h	Kanji ROM / PCG	+2 (*)	3Ah	Dictionary ROM	???	3Ch-3Fh	Communication ROM	+1 during M1 cycle
		MB	Memory block	Weight at the time of access																																				
		00h-0Fh	Main RAM (8Kx16 = 128K)	+1 during M1 cycle																																				
		10h-1Fh	Extended RAM (8Kx16 = 128K)	+1 during M1 cycle																																				
		20h-27h	Standard graphic VRAM (B / R / G / I)	+1 (*)																																				
		28h-2Fh	Extended graphics VRAM (B / R / G / I)	+1 (*)																																				
		30h-31h	Standard Graphic VRAM (Read-Modify-Write)	+2 (*)																																				
		32h-33h	Extended Graphic VRAM (Read-Modify-Write)	+2 (*)																																				
		34h-37h	IPL ROM	+1 during M1 cycle																																				
38h	Text VRAM	+1 (*)																																						
39h	Kanji ROM / PCG	+2 (*)																																						
3Ah	Dictionary ROM	???																																						
3Ch-3Fh	Communication ROM	+1 during M1 cycle																																						
<p>(*) M1 cycle is not possible • If you access during the display period, a separate weight will be charged until the blanking period</p> <p>According to a survey by <a href="#">X1 Center</a>, the CPU accessible period of graphic VRAM is  24KHz: memory write cycle + 50 clocks + memory write cycle  15KHz: memory write cycle + 91 clocks + memory write cycle  Normal access read-modify write with additional weight +1, +2 respectively, but the above values do not change</p>																																								

## Graphic controller

address	R / W	Explanation																								
BCh	W	<table border="1"> <tr> <th>Bit</th> <td>7</td> <td>6</td> <td>Five</td> <td>Four</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <th>signal</th> <td>INC</td> <td>0</td> <td>0</td> <td colspan="5">REGNO</td> </tr> </table> <p>If auto-increment is specified to select the register to be written by BDh, <b>only the lower 2 bits</b> of REGNO are incremented by 1 after writing the value to BDh.</p> <table border="1"> <tr> <th>REGNO</th> <td>Graphic controller register number</td> <td>00h-18h</td> </tr> <tr> <th>INC</th> <td>Auto increment after BDh writing</td> <td>0: Invalid 1: Valid</td> </tr> </table>	Bit	7	6	Five	Four	3	2	1	0	signal	INC	0	0	REGNO					REGNO	Graphic controller register number	00h-18h	INC	Auto increment after BDh writing	0: Invalid 1: Valid
		Bit	7	6	Five	Four	3	2	1	0																
		signal	INC	0	0	REGNO																				
REGNO	Graphic controller register number	00h-18h																								
INC	Auto increment after BDh writing	0: Invalid 1: Valid																								
R	Direct read, B screen read data Select read, select read data																									
BDh	W	Write port to the graphics controller register specified in BCh																								

	R	At the time of direct read, at the time of R screen read data select read																		
		<table border="1"> <tr> <th>Bit</th> <td>7</td> <td>6</td> <td>Five</td> <td>Four</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <th>signal</th> <td>VBLANK</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>CLR</td> </tr> </table>	Bit	7	6	Five	Four	3	2	1	0	signal	VBLANK							CLR
Bit	7	6	Five	Four	3	2	1	0												
signal	VBLANK							CLR												
		<table border="1"> <tr> <th>VBLANK</th> <td>Vertical blanking signal</td> <td>0: Vertical blanking period 1: Vertical display period</td> </tr> <tr> <th>CLR</th> <td>Screen clear end bit</td> <td>0: End 1: Running</td> </tr> </table>	VBLANK	Vertical blanking signal	0: Vertical blanking period 1: Vertical display period	CLR	Screen clear end bit	0: End 1: Running												
VBLANK	Vertical blanking signal	0: Vertical blanking period 1: Vertical display period																		
CLR	Screen clear end bit	0: End 1: Running																		
BEh	R	Direct read, G screen read Data select read, indefinite																		
BFh	R	Direct read, I screen read Data select read, indefinite																		

### Graphic controller internal register

register	Explanation																									
00h	Pattern register B																									
01h	Pattern register R																									
02h	Pattern register G																									
03h	Pattern register I																									
04h	Color register <table border="1"> <tr> <th>Bit</th> <td>7</td> <td>6</td> <td>Five</td> <td>Four</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <th>signal</th> <td></td> <td></td> <td></td> <td></td> <td>I</td> <td>G</td> <td>R</td> <td>B</td> </tr> </table>		Bit	7	6	Five	Four	3	2	1	0	signal					I	G	R	B						
Bit	7	6	Five	Four	3	2	1	0																		
signal					I	G	R	B																		
05h	Function register / screen selection register <table border="1"> <tr> <th>Bit</th> <td>7</td> <td>6</td> <td>Five</td> <td>Four</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <th>signal</th> <td>FN</td> <td></td> <td></td> <td></td> <td>I</td> <td>G</td> <td>R</td> <td>B</td> </tr> </table> <table border="1"> <tr> <th>FN</th> <td>function</td> <td>00: REPLACE 01: PSET 10: Clear screen</td> </tr> <tr> <th>I / G / R / B</th> <td>Drawing plane selection</td> <td>0: Do not draw 1: Draw</td> </tr> </table> <b>REPLACE</b> Only the plane specified in the screen selection register (05h) is to be rewritten . For each specified plane, <ol style="list-style-type: none"> <li>1. AND the VRAM data with the inverted value of the bitmask register</li> <li>2. OR (CPU write data AND pattern register AND bit mask register value) only for the plane specified by the color register (04h).</li> <li>3. Write the result to VRAM</li> </ol> (Image of making a hole in VRAM with the bit mask register value and fitting the pattern cut out with the CPU write value) <b>PSET</b> Only the plane specified in the screen selection register (05h) is to be rewritten . For each specified plane, <ol style="list-style-type: none"> <li>1. AND the VRAM data with the inverted value of CPU write data</li> <li>2. OR (CPU write data AND pattern register) only for the plane specified by the color register (04h).</li> <li>3. Write the result to VRAM</li> </ol> (Image of making a hole in VRAM with the CPU write value and fitting the pattern exactly there)		Bit	7	6	Five	Four	3	2	1	0	signal	FN				I	G	R	B	FN	function	00: REPLACE 01: PSET 10: Clear screen	I / G / R / B	Drawing plane selection	0: Do not draw 1: Draw
Bit	7	6	Five	Four	3	2	1	0																		
signal	FN				I	G	R	B																		
FN	function	00: REPLACE 01: PSET 10: Clear screen																								
I / G / R / B	Drawing plane selection	0: Do not draw 1: Draw																								

06h	Bit mask register	
07h	Select read control register	
	<b>Bit</b>	7 6 Five Four 3 2 1 0
	<b>signal</b>	0 A 1 I G R B
	<b>A</b>	Direct read read plane 00: B 01: R 10: G 11: I
	<b>I / G / R / B</b>	Select lead specified color
08h, 09h	Display area Vertical start line setting	
	<b>Port</b>	09h 08h
	<b>Bit</b>	7 6 Five Four 3 2 1 0 7 6 Five Four 3 2 1 0
	<b>signal</b>	GDEVS
	Specify the number of rasters with 9 bits 0 to 190h (for vertical 400 lines) 0 to C8h (for vertical 200 lines)	
0Ah, 0Bh	Display area vertical end line setting	
	<b>Port</b>	0Bh 0Ah
	<b>Bit</b>	7 6 Five Four 3 2 1 0 7 6 Five Four 3 2 1 0
	<b>signal</b>	GDEVE
	Similar to GDEVS	
0Ch	Display area Horizontal start setting	
	<b>Bit</b>	7 6 Five Four 3 2 1 0
	<b>signal</b>	GDEHS
	0 to 50h Horizontal 640 dots, 8 dot units Horizontal 320 dots, 4 dot units	
0Dh	Display area horizontal stop setting	
	<b>Bit</b>	7 6 Five Four 3 2 1 0
	<b>signal</b>	GDEHE
	Similar to GDEHS	
0Eh	Display mode switching	
	<b>Bit</b>	7 6 Five Four 3 2 1 0
	<b>signal</b>	EX 0 0 $\overline{4C}$ 256C V200 H640 PRI
	<b>EX</b>	Standard VRAM / Extended VRAM selection 0: Standard VRAM 1: Extended VRAM
	$\overline{4C}$	4-color mode (only in 640x400 mode) 0: 4-color mode 1: 16-color or 256-color mode
	<b>256C</b>	256 color (8 plane simultaneous output) mode 0: 16 color mode 1: 256 color mode
	<b>V200</b>	Number of vertical lines 0: 400 line 1: 200 line
	<b>H640</b>	Number of horizontal dots 0: 320 dots 1: 640 dots
	<b>PRI</b>	Priority when superimposing two screens (320x200 16-color mode only, specify 1 in other modes) 0: The screen with the younger number is in the back 1: The screen with the younger number is in the foreground
	When EX is set to 1, the behavior is such that GCRTC always ORs 4000h to the address when accessing GVRAM for screen display. By using the scroll register in the range of 0000h-3FFFh, it is possible to switch	

	the standard VRAM / extended VRAM page with only this bit without changing the scroll register setting. However, it is just that function, so if you treat the standard VRAM / extended VRAM as a linear space of 0000h-7FFFh, you can leave it at 0. EX is ignored in 640x400 mode																																																	
0Fh	<p>Horizontal dot scroll amount in the scroll area</p> <table border="1"> <tr> <td>Bit</td> <td>7</td> <td>6</td> <td>Five</td> <td>Four</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <td>signal</td> <td colspan="7"></td> <td>HSCRL</td> </tr> </table> <p>Side-scrolling amount 0 to 7 in 1-dot units The specified number of white pixels are inserted from the left edge of the screen, and the screen shifts to the right (scrolls) by that amount, so it is necessary to remove the left edge from the display area and hide it 320x200 2 screen mode And in 256 color mode, this function can be used only on screens 0 and 2, so smooth scrolling is virtually impossible.</p>	Bit	7	6	Five	Four	3	2	1	0	signal								HSCRL																															
Bit	7	6	Five	Four	3	2	1	0																																										
signal								HSCRL																																										
10h, 11h	<p>Upper left address of the screen</p> <table border="1"> <tr> <td>Port</td> <td colspan="7">11h</td> <td colspan="7">10h</td> </tr> <tr> <td>Bit</td> <td>7</td> <td>6</td> <td>Five</td> <td>Four</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> <td>7</td> <td>6</td> <td>Five</td> <td>Four</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <td>signal</td> <td colspan="16">SAD0</td> </tr> </table>	Port	11h							10h							Bit	7	6	Five	Four	3	2	1	0	7	6	Five	Four	3	2	1	0	signal	SAD0															
Port	11h							10h																																										
Bit	7	6	Five	Four	3	2	1	0	7	6	Five	Four	3	2	1	0																																		
signal	SAD0																																																	
12h, 13h	<p>Scroll wrap address</p> <table border="1"> <tr> <td>Port</td> <td colspan="7">13h</td> <td colspan="7">12h</td> </tr> <tr> <td>Bit</td> <td>7</td> <td>6</td> <td>Five</td> <td>Four</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> <td>7</td> <td>6</td> <td>Five</td> <td>Four</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <td>signal</td> <td colspan="16">SAD1</td> </tr> </table> <p>When the CRTIC VRAM read address counter reaches this address, the address counter returns to 0000h from the next read.</p>	Port	13h							12h							Bit	7	6	Five	Four	3	2	1	0	7	6	Five	Four	3	2	1	0	signal	SAD1															
Port	13h							12h																																										
Bit	7	6	Five	Four	3	2	1	0	7	6	Five	Four	3	2	1	0																																		
signal	SAD1																																																	
14h, 15h	<p>Display address after scrolling end line</p> <table border="1"> <tr> <td>Port</td> <td colspan="7">15h</td> <td colspan="7">14h</td> </tr> <tr> <td>Bit</td> <td>7</td> <td>6</td> <td>Five</td> <td>Four</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> <td>7</td> <td>6</td> <td>Five</td> <td>Four</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <td>signal</td> <td colspan="16">SAD2</td> </tr> </table> <p>When the display raster reaches the scroll end line, it is not affected by horizontal dot scrolling (HSCRL, 0Fh) after the scroll end line that starts displaying from this address.</p>	Port	15h							14h							Bit	7	6	Five	Four	3	2	1	0	7	6	Five	Four	3	2	1	0	signal	SAD2															
Port	15h							14h																																										
Bit	7	6	Five	Four	3	2	1	0	7	6	Five	Four	3	2	1	0																																		
signal	SAD2																																																	
16h, 17h	<p>Scroll end line</p> <table border="1"> <tr> <td>Port</td> <td colspan="7">17h</td> <td colspan="7">16h</td> </tr> <tr> <td>Bit</td> <td>7</td> <td>6</td> <td>Five</td> <td>Four</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> <td>7</td> <td>6</td> <td>Five</td> <td>Four</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <td>signal</td> <td colspan="7"></td> <td colspan="7">SL1</td> </tr> </table> <p>0 to 190h (when vertical 400 lines) 0 to C8h (when vertical 200 lines)</p>	Port	17h							16h							Bit	7	6	Five	Four	3	2	1	0	7	6	Five	Four	3	2	1	0	signal								SL1								
Port	17h							16h																																										
Bit	7	6	Five	Four	3	2	1	0	7	6	Five	Four	3	2	1	0																																		
signal								SL1																																										
18h	<p>Screen display register</p> <table border="1"> <tr> <td>Bit</td> <td>7</td> <td>6</td> <td>Five</td> <td>Four</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <td>signal</td> <td>I1</td> <td>G1</td> <td>R1</td> <td>B1</td> <td>I0</td> <td>G0</td> <td>R0</td> <td>B0</td> </tr> </table> <p>A plane with bit 1 is displayed</p>	Bit	7	6	Five	Four	3	2	1	0	signal	I1	G1	R1	B1	I0	G0	R0	B0																															
Bit	7	6	Five	Four	3	2	1	0																																										
signal	I1	G1	R1	B1	I0	G0	R0	B0																																										

## Interrupt control (I / O controller)

address	R / W	Explanation																					
C6h	W	<p>Control of interrupts ( <math>\overline{\text{VBLANK}}</math> , 8253, printer, RTC) handled by the I / O controller</p> <table border="1"> <tr> <td>Bit</td> <td>7</td> <td>6</td> <td>Five</td> <td>Four</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <td>signal</td> <td colspan="3">VSEN</td> <td>VBLKIE</td> <td>TMIE</td> <td>PRTIE</td> <td colspan="2">RTCIE</td> </tr> </table> <table border="1"> <tr> <td><b>VSEN</b></td> <td>The interrupt vector set command C7h must not have more than one bit to select the interrupt vector setting target.</td> <td>1000: Set interrupt vector for <math>\overline{\text{VBLANK}}</math> interrupt 0100: Set interrupt vector for timer (8253) interrupt</td> </tr> </table>	Bit	7	6	Five	Four	3	2	1	0	signal	VSEN			VBLKIE	TMIE	PRTIE	RTCIE		<b>VSEN</b>	The interrupt vector set command C7h must not have more than one bit to select the interrupt vector setting target.	1000: Set interrupt vector for $\overline{\text{VBLANK}}$ interrupt 0100: Set interrupt vector for timer (8253) interrupt
Bit	7	6	Five	Four	3	2	1	0															
signal	VSEN			VBLKIE	TMIE	PRTIE	RTCIE																
<b>VSEN</b>	The interrupt vector set command C7h must not have more than one bit to select the interrupt vector setting target.	1000: Set interrupt vector for $\overline{\text{VBLANK}}$ interrupt 0100: Set interrupt vector for timer (8253) interrupt																					

			0010: Set interrupt vector for printer interrupt 0001: Set interrupt vector for RTC interrupt
		<b>VBLKIE</b> $\overline{\text{VBLANK}}$ interrupt enabled	0: Interrupt disabled 1: Interrupt enabled
		<b>TMIE</b> Timer (8253) interrupt enabled	0: Interrupt disabled 1: Interrupt enabled
		<b>PRTIE</b> Printer interrupt enabled	0: Interrupt disabled 1: Interrupt enabled
		<b>RTCIE</b> RTC interrupt enabled	0: Interrupt disabled 1: Interrupt enabled
Note that the source of the $\overline{\text{VBLANK}}$ interrupt is the $\overline{\text{VBLANK}}$ signal from the graphics controller.			
C7h	W	Interrupt vector write port	

## OPN

$\phi M =$

1 weight is added when accessing 2MHz

address	R / W	Explanation																											
	W	Register number																											
C8h	R	status <table border="1"> <thead> <tr> <th>Bit</th> <th>7</th> <th>6</th> <th>Five</th> <th>Four</th> <th>3</th> <th>2</th> <th>1</th> <th>0</th> </tr> </thead> <tbody> <tr> <td>signal</td> <td>BUSY</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>TFLGB</td> <td>TFLGA</td> </tr> </tbody> </table> <table border="1"> <tr> <td><b>BUSY</b></td> <td>Command / data interface BUSY flag</td> <td>0: Ready 1: Busy</td> </tr> <tr> <td><b>TFLGB</b></td> <td>Timer-B end flag</td> <td>0: Counting 1: Counting end</td> </tr> <tr> <td><b>TFLGA</b></td> <td>Timer-A end flag</td> <td>0: Counting 1: Counting end</td> </tr> </table>	Bit	7	6	Five	Four	3	2	1	0	signal	BUSY						TFLGB	TFLGA	<b>BUSY</b>	Command / data interface BUSY flag	0: Ready 1: Busy	<b>TFLGB</b>	Timer-B end flag	0: Counting 1: Counting end	<b>TFLGA</b>	Timer-A end flag	0: Counting 1: Counting end
Bit	7	6	Five	Four	3	2	1	0																					
signal	BUSY						TFLGB	TFLGA																					
<b>BUSY</b>	Command / data interface BUSY flag	0: Ready 1: Busy																											
<b>TFLGB</b>	Timer-B end flag	0: Counting 1: Counting end																											
<b>TFLGA</b>	Timer-A end flag	0: Counting 1: Counting end																											
C9h	R / W	Register access																											

## OPN GPIO

SSG register	R / W	Explanation																								
07h	W	I / O settings for I / O ports A and B <table border="1"> <thead> <tr> <th>Bit</th> <th>7</th> <th>6</th> <th>Five</th> <th>Four</th> <th>3</th> <th>2</th> <th>1</th> <th>0</th> </tr> </thead> <tbody> <tr> <td>signal</td> <td>IOB</td> <td>IOA</td> <td>noise</td> <td></td> <td></td> <td></td> <td>tone</td> <td></td> </tr> </tbody> </table> <table border="1"> <tr> <td><b>IOB</b></td> <td>I / O port B input / output</td> <td>0: Input 1: Output</td> </tr> <tr> <td><b>IOA</b></td> <td>I / O port A input / output</td> <td>0: Input 1: Output</td> </tr> </table> On the MZ-2500, set port A as output and port B as input.	Bit	7	6	Five	Four	3	2	1	0	signal	IOB	IOA	noise				tone		<b>IOB</b>	I / O port B input / output	0: Input 1: Output	<b>IOA</b>	I / O port A input / output	0: Input 1: Output
Bit	7	6	Five	Four	3	2	1	0																		
signal	IOB	IOA	noise				tone																			
<b>IOB</b>	I / O port B input / output	0: Input 1: Output																								
<b>IOA</b>	I / O port A input / output	0: Input 1: Output																								
0Eh	W	I / O port A <table border="1"> <thead> <tr> <th>Bit</th> <th>7</th> <th>6</th> <th>Five</th> <th>Four</th> <th>3</th> <th>2</th> <th>1</th> <th>0</th> </tr> </thead> <tbody> <tr> <td>signal</td> <td>VACL</td> <td>VOE</td> <td>VBUSY</td> <td>VDATA</td> <td>MOUSE</td> <td><math>\overline{\text{PLT}}</math></td> <td>DRSEL</td> <td>READYA</td> </tr> </tbody> </table> <table border="1"> <tr> <td><b>VACL</b></td> <td>Voice board reset bit</td> <td>0: Normal operation 1: Reset voice board</td> </tr> <tr> <td><b>VOE</b></td> <td>Voice board ROM designation</td> <td>0: Internal ROM</td> </tr> </table>	Bit	7	6	Five	Four	3	2	1	0	signal	VACL	VOE	VBUSY	VDATA	MOUSE	$\overline{\text{PLT}}$	DRSEL	READYA	<b>VACL</b>	Voice board reset bit	0: Normal operation 1: Reset voice board	<b>VOE</b>	Voice board ROM designation	0: Internal ROM
Bit	7	6	Five	Four	3	2	1	0																		
signal	VACL	VOE	VBUSY	VDATA	MOUSE	$\overline{\text{PLT}}$	DRSEL	READYA																		
<b>VACL</b>	Voice board reset bit	0: Normal operation 1: Reset voice board																								
<b>VOE</b>	Voice board ROM designation	0: Internal ROM																								

										1: External ROM	
		<b>VBUSY</b>	Voice board handshake bit								
		<b>VDATA</b>	Voice board transmission data								
		<b>MOUSE</b>	SIO B channel function selection						0: RS-232C (9 pin) 1: Mouse		
		<b>PLT</b>	4096 color palette board output selection								0: Select 4096 color palette board output 1: Select main unit output
		<b>DRSEL</b>	Swap FDD drive numbers								0: Built-in FDD 0,1 / External FDD 2,3 1: External FDD 0,1 / Built-in FDD 2,3
		<b>READYA</b>	RS-232C RR signal (D-Sub 25-pin connector pin 11)								
0Fh	R	I / O port B									
		<b>Bit</b>	7	6	Five	Four	3	2	1	0	
		<b>signal</b>	VACK	RASTER	80B	2000	ALARM	CDB	CIA	CDA	
		<b>VACK</b>	Acnorigde from voice board								
		<b>RASTER</b>	Display output mode				0: 400 line (24kHz) 1: 200 line (15kHz)				
		<b>80B</b>	MZ-80B mode				0: 80B mode				
		<b>2000</b>	MZ-2000 mode				0: 2000 mode				
		<b>ALARM</b>	RTC ALARM output								
		<b>CDB</b>	RS-232C CD signal (D-Sub 9-pin connector, pin 9)								
		<b>CIA</b>	RS-232C CI signal (D-Sub 25-pin connector, pin 22)								
<b>CDA</b>	RS-232C CD signal (D-Sub 25-pin connector pin 8)										

## Telephone control port

address	R / W	Explanation									
CAh	R	<b>Bit</b>	7	6	Five	Four	3	2	1	0	
		<b>signal</b>	POWER		CONEC	CMSTB	CMD3	CMD2	CMD1	CMD0	
		<b>POWER</b>	1: Powered on from the phone								
		<b>CONEC</b>	0: Voice line is connected								
		<b>CMSTB</b>	0: CM [3: 0] valid								
			<b>CMD [3: 0]</b>	Data from the phone unit							
	W	<b>Bit</b>	7	6	Five	Four	3	2	1	0	
		<b>signal</b>			TOFF						
		<b>TOFF</b>	Power off with 0 → 1 → 0								

## RTC RP5C15

16-bit I / O access

3 waits are added when accessing

address	R / W	Explanation
CCh	R / W	CPU address [11: 8] is connected to A [3: 0] on RP5C15

## SIO baud rate selection (I / O controller)



address	R / W	Explanation																															
CDh	W	<table border="1"> <tr> <th>Bit</th> <td>7</td> <td>6</td> <td>Five</td> <td>Four</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> <td colspan="2"></td> </tr> <tr> <th>signal</th> <td colspan="2">A</td> <td colspan="3">TxRxCA</td> <td colspan="3">TxRxCB</td> <td colspan="2"></td> </tr> </table>										Bit	7	6	Five	Four	3	2	1	0			signal	A		TxRxCA			TxRxCB				
		Bit	7	6	Five	Four	3	2	1	0																							
		signal	A		TxRxCA			TxRxCB																									
		A	SIO I / O address selection			0: A0h-A3h 1: B0h-B3h																											
		TxRxCA	SIO Channel A Baud Rate	TxRxC		Output pin frequency				Baud rate (SIO x16 mode)																							
				000		307kHz				19200																							
				001		154kHz				9600																							
				010		76.9kHz				4800																							
				011		38.4kHz				2400																							
				100		19.2kHz				1200																							
101				9600Hz				600																									
110				4800Hz				300																									
TxRxCB	SIO channel B baud rate	111		2400Hz				150																									

### Dictionary ROM bank switching

address	R / W	Explanation																															
CEh	W	<table border="1"> <tr> <th>Bit</th> <td>7</td> <td>6</td> <td>Five</td> <td>Four</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> <td colspan="2"></td> </tr> <tr> <th>signal</th> <td colspan="3"></td> <td colspan="4">BANK</td> <td colspan="3"></td> </tr> </table>										Bit	7	6	Five	Four	3	2	1	0			signal				BANK						
		Bit	7	6	Five	Four	3	2	1	0																							
		signal				BANK																											
BANK	Bank switching of dictionary ROM (memory block 3Ah)							00h-1Fh																									

### PCG / Kanji ROM bank switching

address	R / W	Explanation																														
CFh	W	<table border="1"> <tr> <th>Bit</th> <td>7</td> <td>6</td> <td>Five</td> <td>Four</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> <td colspan="2"></td> </tr> <tr> <th>signal</th> <td>K</td> <td colspan="4">BANK</td> <td colspan="4"></td> </tr> </table>										Bit	7	6	Five	Four	3	2	1	0			signal	K	BANK							
		Bit	7	6	Five	Four	3	2	1	0																						
		signal	K	BANK																												
		K	PCG / Kanji ROM (memory block 39h) switching							0: PCG 1: Kanji ROM																						
BANK	Bank switching of Kanji ROM (memory block 39h)							00h-7Fh																								

### FDD I / F (MB8876)

1 weight is added at the time of access

address	R / W	Explanation																															
D8h	R	Status register																															
	W	Command register																															
D9h	R / W	Track register																															
DAh	R / W	Sector register																															
DBh	R / W	Data register																															
DCh	W	Motor / drive select control register																															
		<table border="1"> <tr> <th>Bit</th> <td>7</td> <td>6</td> <td>Five</td> <td>Four</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> <td colspan="2"></td> </tr> <tr> <th>signal</th> <td colspan="2">M-ON</td> <td colspan="4"></td> <td colspan="2">DSEN</td> <td colspan="2">DS</td> </tr> </table>										Bit	7	6	Five	Four	3	2	1	0			signal	M-ON						DSEN		DS	
		Bit	7	6	Five	Four	3	2	1	0																							
signal	M-ON						DSEN		DS																								

		<table border="1"> <tr> <td><b>M-ON</b></td> <td>FDD motor control</td> <td>0: OFF 1: ON</td> </tr> <tr> <td><b>DSEN</b></td> <td>Drive select enabled</td> <td>0: Drive select disabled 1: Select the drive with the number specified by DS</td> </tr> <tr> <td><b>DS</b></td> <td>Drive select</td> <td>Drive number to select</td> </tr> </table>	<b>M-ON</b>	FDD motor control	0: OFF 1: ON	<b>DSEN</b>	Drive select enabled	0: Drive select disabled 1: Select the drive with the number specified by DS	<b>DS</b>	Drive select	Drive number to select												
<b>M-ON</b>	FDD motor control	0: OFF 1: ON																					
<b>DSEN</b>	Drive select enabled	0: Drive select disabled 1: Select the drive with the number specified by DS																					
<b>DS</b>	Drive select	Drive number to select																					
DDh	W	<p>Head select control register</p> <table border="1"> <tr> <td><b>Bit</b></td> <td>7</td> <td>6</td> <td>Five</td> <td>Four</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <td><b>signal</b></td> <td colspan="7"></td> <td>HS</td> </tr> </table> <table border="1"> <tr> <td><b>HS</b></td> <td>Head select</td> <td>0: Side 0 1: Side 1</td> </tr> </table>	<b>Bit</b>	7	6	Five	Four	3	2	1	0	<b>signal</b>								HS	<b>HS</b>	Head select	0: Side 0 1: Side 1
<b>Bit</b>	7	6	Five	Four	3	2	1	0															
<b>signal</b>								HS															
<b>HS</b>	Head select	0: Side 0 1: Side 1																					
DEh	W	<p>Single density / double density control register</p> <table border="1"> <tr> <td><b>Bit</b></td> <td>7</td> <td>6</td> <td>Five</td> <td>Four</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <td><b>signal</b></td> <td colspan="7"></td> <td>FM</td> </tr> </table> <table border="1"> <tr> <td><b>FM</b></td> <td>Single density / double density selection</td> <td>0: Double density (MFM) 1: Single density (FM)</td> </tr> </table>	<b>Bit</b>	7	6	Five	Four	3	2	1	0	<b>signal</b>								FM	<b>FM</b>	Single density / double density selection	0: Double density (MFM) 1: Single density (FM)
<b>Bit</b>	7	6	Five	Four	3	2	1	0															
<b>signal</b>								FM															
<b>FM</b>	Single density / double density selection	0: Double density (MFM) 1: Single density (FM)																					

## 8255 PPI

address	R / W	Explanation																																										
E0h	W	<p>8255 Port A cassette control</p> <table border="1"> <tr> <td><b>Bit</b></td> <td>7</td> <td>6</td> <td>Five</td> <td>Four</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <td><b>signal</b></td> <td>APSS-P</td> <td>APLAY</td> <td>AREW</td> <td>VID</td> <td>STOP</td> <td>PLAY</td> <td>FF</td> <td>REW</td> </tr> </table> <p>* Only the functions of MZ-2500 / 2000 mode are described.</p> <table border="1"> <tr> <td><b>APSS-P</b></td> <td>APSS operation during fast forward / rewind</td> <td>0: Do APSS 1: Do not APSS</td> </tr> <tr> <td><b>APLAY</b></td> <td>Operation at the end of rewinding</td> <td>0: Play 1: Stop</td> </tr> <tr> <td><b>AREW</b></td> <td>Operation at tape end</td> <td>0: Rewind 1: Stop</td> </tr> <tr> <td><b>VID</b></td> <td>Monochrome screen inversion</td> <td>0: Invert 1: Do not invert</td> </tr> <tr> <td><b>STOP</b></td> <td>Stop</td> <td>Stop at 1 → 0 → 1</td> </tr> <tr> <td><b>PLAY</b></td> <td>Playback / recording</td> <td>Play / record from 1 → 0 → 1</td> </tr> <tr> <td><b>FF</b></td> <td>Fast forward</td> <td>Fast forward with 1 → 0 → 1</td> </tr> <tr> <td><b>REW</b></td> <td>Rewind</td> <td>Rewind by 1 → 0 → 1</td> </tr> </table>	<b>Bit</b>	7	6	Five	Four	3	2	1	0	<b>signal</b>	APSS-P	APLAY	AREW	VID	STOP	PLAY	FF	REW	<b>APSS-P</b>	APSS operation during fast forward / rewind	0: Do APSS 1: Do not APSS	<b>APLAY</b>	Operation at the end of rewinding	0: Play 1: Stop	<b>AREW</b>	Operation at tape end	0: Rewind 1: Stop	<b>VID</b>	Monochrome screen inversion	0: Invert 1: Do not invert	<b>STOP</b>	Stop	Stop at 1 → 0 → 1	<b>PLAY</b>	Playback / recording	Play / record from 1 → 0 → 1	<b>FF</b>	Fast forward	Fast forward with 1 → 0 → 1	<b>REW</b>	Rewind	Rewind by 1 → 0 → 1
<b>Bit</b>	7	6	Five	Four	3	2	1	0																																				
<b>signal</b>	APSS-P	APLAY	AREW	VID	STOP	PLAY	FF	REW																																				
<b>APSS-P</b>	APSS operation during fast forward / rewind	0: Do APSS 1: Do not APSS																																										
<b>APLAY</b>	Operation at the end of rewinding	0: Play 1: Stop																																										
<b>AREW</b>	Operation at tape end	0: Rewind 1: Stop																																										
<b>VID</b>	Monochrome screen inversion	0: Invert 1: Do not invert																																										
<b>STOP</b>	Stop	Stop at 1 → 0 → 1																																										
<b>PLAY</b>	Playback / recording	Play / record from 1 → 0 → 1																																										
<b>FF</b>	Fast forward	Fast forward with 1 → 0 → 1																																										
<b>REW</b>	Rewind	Rewind by 1 → 0 → 1																																										
E1h	R	<p>8255 Port B cassette control</p> <table border="1"> <tr> <td><b>Bit</b></td> <td>7</td> <td>6</td> <td>Five</td> <td>Four</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <td><b>signal</b></td> <td>PB7</td> <td>READ</td> <td>TREADY</td> <td>WREADY</td> <td>TEND</td> <td></td> <td></td> <td>VBLANK</td> </tr> </table> <table border="1"> <tr> <td><b>PB7</b></td> <td>Z80B PIO PB7</td> </tr> <tr> <td><b>READ</b></td> <td>Data read from the data recorder</td> </tr> <tr> <td><b>TREADY</b></td> <td>0: Tape is set in the data recorder 1: Tape is not set in the data recorder</td> </tr> <tr> <td><b>WREADY</b></td> <td>0: Tape is writable 1: Tape is write protected (or not set)</td> </tr> </table>	<b>Bit</b>	7	6	Five	Four	3	2	1	0	<b>signal</b>	PB7	READ	TREADY	WREADY	TEND			VBLANK	<b>PB7</b>	Z80B PIO PB7	<b>READ</b>	Data read from the data recorder	<b>TREADY</b>	0: Tape is set in the data recorder 1: Tape is not set in the data recorder	<b>WREADY</b>	0: Tape is writable 1: Tape is write protected (or not set)																
<b>Bit</b>	7	6	Five	Four	3	2	1	0																																				
<b>signal</b>	PB7	READ	TREADY	WREADY	TEND			VBLANK																																				
<b>PB7</b>	Z80B PIO PB7																																											
<b>READ</b>	Data read from the data recorder																																											
<b>TREADY</b>	0: Tape is set in the data recorder 1: Tape is not set in the data recorder																																											
<b>WREADY</b>	0: Tape is writable 1: Tape is write protected (or not set)																																											

<b>TEND</b>	0: Data recorder is running 1: Data recorder is down
<b>VBLANK</b>	0: Vertical blanking period 1: Vertical display period

VBLANK is a signal from the graphics controller

W

Cassette control

<b>Bit</b>	7	6	Five	Four	3	2	1	0
<b>signal</b>	MIC	REC1						

<b>MIC</b>	Audio track recording source	0: Line input 1: Microphone input
<b>REC1</b>	Play / record audio track	0: Recording 1: Playback

E2h

W

8255 Port C

<b>Bit</b>	7	6	Five	Four	3	2	1	0
<b>signal</b>	WRITE	REC2	KINH	OPEN	BST	SOUND	NST	VGATE

\* Only the functions of MZ-2500 / 2000 mode are described.

<b>WRITE</b>	Data written to the data recorder	
<b>REC2</b>	Data track playback / recording	0: Recording 1: Playback
<b>KINH</b>	REW / FF / STOP button enabled / disabled	0: Enabled 1: Disabled
<b>OPEN</b>	Eject with 1 → 0 → 1	
<b>BST</b>	Start boot state	
<b>SOUND</b>	BEEP output	
<b>NST</b>	Start normal state	
<b>VGATE</b>	Screen display	0: Display output 1: No display output

VGATE forces the screen display to be solid black

E3h

W

8255 control

- Bitset / reset

<b>Bit</b>	7	6	Five	Four	3	2	1	0
<b>signal</b>	0				Bit number of port C			0: Reset 1: Set

- Mode set

\* Set to 82h for MZ-2500

<b>Bit</b>	7	6	Five	Four	3	2	1	0
<b>signal</b>	1	ModeA	PortA	PortCH	ModeB	PortB	PortCL	

<b>ModeA</b>	Port A operating mode	1x: Mode 2 01: Mode 1 00: Mode 0
<b>ModeB</b>	Port B operating mode	1: Mode 1 0: Mode 0
<b>PortA</b>	Port A input / output	0: Output 1: Input
<b>PortB</b>	Port B input / output	0: Output 1: Input
<b>PortCH</b>	Port C upper nibble input / output	0: Output 1: Input

		<b>PortCL</b> Port C lower nibble I / O	0: Output 1: Input
--	--	-----------------------------------------	-----------------------

## 8253 PIT

CLK0: 31.25kHz

CLK1: OUT0

CLK2: OUT1

It is possible to interrupt at the rising edge of OUT0.

address	R / W	Explanation																		
E4h	R / W	8253 Ch.0 Counter read / write																		
E5h	R / W	8253 Ch.1 Counter Read / Write																		
E6h	R / W	8253 Ch.2 Counter read / write																		
E7h	W	8253 Control																		
		<table border="1"> <thead> <tr> <th>Bit</th> <th>7</th> <th>6</th> <th>Five</th> <th>Four</th> <th>3</th> <th>2</th> <th>1</th> <th>0</th> </tr> </thead> <tbody> <tr> <td>signal</td> <td>SC1</td> <td>SC0</td> <td>RL1</td> <td>RL0</td> <td>M2</td> <td>M1</td> <td>M0</td> <td>BCD</td> </tr> </tbody> </table>	Bit	7	6	Five	Four	3	2	1	0	signal	SC1	SC0	RL1	RL0	M2	M1	M0	BCD
		Bit	7	6	Five	Four	3	2	1	0										
		signal	SC1	SC0	RL1	RL0	M2	M1	M0	BCD										
		<b>SC1, SC0</b>	Counter selection	00: Ch.0 01: Ch.1 10: Ch.2 11: Invalid																
<b>RL1, RL0</b>	Read / Load	00: Counter latch operation 01: Access the lower byte of the counter 10: Access the upper byte of the counter 11: Access the lower byte of the counter → the upper byte consecutively																		
<b>M2, M1, M0</b>	Mode selection	000: Mode 0 (Interrupt on Terminal Count) 001: Mode 1 (Programmable One-Shot) x10: Mode 2 (Rate Generator) x11: Mode 3 (Square Wave Generator) 100: Mode 4 (Software Triggered Strobe) 101: Mode 5 (Hardware Triggered Strobe)																		
		<b>BCD</b>	Count mode	0: 16 Bit Binary 1: 4 Digit BCD																

address	R / W	Explanation
F0h : F3h	W	8253 GATE0, GATE1 When outputting to this port, a Low pulse is output to GATE0, GATE1.


## Z80B PIO (keyboard)

1 weight is added at the time of access

address	R / W	Explanation																		
E8h	W	Z80PIO port A data																		
		<table border="1"> <thead> <tr> <th>Bit</th> <th>7</th> <th>6</th> <th>Five</th> <th>Four</th> <th>3</th> <th>2</th> <th>1</th> <th>0</th> </tr> </thead> <tbody> <tr> <td>signal</td> <td>DISP</td> <td>HCLG</td> <td>CH80</td> <td>STB [4]</td> <td colspan="4">STB [3: 0]</td> </tr> </tbody> </table>	Bit	7	6	Five	Four	3	2	1	0	signal	DISP	HCLG	CH80	STB [4]	STB [3: 0]			
Bit	7	6	Five	Four	3	2	1	0												
signal	DISP	HCLG	CH80	STB [4]	STB [3: 0]															

		<b>STB [3: 0]</b>	Key strobe output	
		<b>STB [4]</b>	Key strobe control	0: Read the result of ANDing all the columns of the key matrix 1: Read the columns of the key matrix specified by STB [3: 0]
		<b>CH80</b>	Text screen digits	0: 40-digit horizontal mode 1: 80-digit horizontal mode
		<b>HCLG</b>	MZ-2000 / 80B mode VRAM switching	0: Graphic 1: Text
		<b>DISP</b>	MZ-2000 / 80B mode VRAM switching	0: Main RAM 1: VRAM
E9h	W	Z80PIO port A control		
EAh	R	Z80PIO port B data		
		<b>Bit</b>	7 6 Five Four 3 2 1 0	
		<b>signal</b>	Key data	
EBh	W	Z80PIO port B control		

### Key matrix

\ Strobe Data \	0	1	2	3	Four	Five	6	7	8	9	Ten	11	12	13
<b>D7</b>	F8	---	7	BREAK	G	O	W	,	7		/			
<b>D6</b>	F7	+	6	→	F	N	V	..	6	[	*			
<b>D5</b>	F6	..	Five	←	E	M	U	_	Five	@	Esc			
<b>D4</b>	F5	,	Four	↓	D	L	T	¥	Four	---	BS	CTRL		
<b>D3</b>	F4	9	3	↑	C	K	S	^^	3	;	INST DEL	Kana		
<b>D2</b>	F3	8	2	CR	B	J	R	Z	2	::	CLR HOME	SHIFT		
<b>D1</b>	F2	F10	1	SPACE	A	I	Q	Y	1	9	COPY	LOCK	conversion	HELP
<b>D0</b>	F1	F9	0	TAB	/	H	P	X	0	8	]	GRAPH	No conversion	

Rows 1, 2 and 10 are numeric keys When STB Bit4 = 0, the ANDed version of all Rows can be read as key data ([keyboard collection / PFU](#))

### CRT controller

address	R / W	Explanation
F4h	W	There is no auto-increment function to select the register to be written with F5h
	R	Blanking signal on the text screen

		<table border="1"> <tr> <th>Bit</th> <td>7</td> <td>6</td> <td>Five</td> <td>Four</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <th>signal</th> <td colspan="6"></td> <td>HB</td> <td>VB</td> </tr> </table> <table border="1"> <tr> <td>HB</td> <td>Horizontal blanking signal</td> <td>0: Horizontal blanking period 1: Horizontal display period</td> </tr> <tr> <td>VB</td> <td>Vertical blanking signal</td> <td>0: Vertical blanking period 1: Vertical display period</td> </tr> </table>	Bit	7	6	Five	Four	3	2	1	0	signal							HB	VB	HB	Horizontal blanking signal	0: Horizontal blanking period 1: Horizontal display period	VB	Vertical blanking signal	0: Vertical blanking period 1: Vertical display period		
Bit	7	6	Five	Four	3	2	1	0																				
signal							HB	VB																				
HB	Horizontal blanking signal	0: Horizontal blanking period 1: Horizontal display period																										
VB	Vertical blanking signal	0: Vertical blanking period 1: Vertical display period																										
F5h	W	Write port to the CRT controller register specified by F4h																										
F6h	W	<table border="1"> <tr> <th>Bit</th> <td>7</td> <td>6</td> <td>Five</td> <td>Four</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <th>signal</th> <td colspan="4"></td> <td>MG</td> <td>GE</td> <td>RE</td> <td>BE</td> </tr> </table> <table border="1"> <tr> <td>MG</td> <td>0: Overlay graphics on monochrome display 1: Do not overlay graphics on monochrome display</td> </tr> <tr> <td>GE</td> <td>0: Do not output graphic Green 1: Output graphic Green</td> </tr> <tr> <td>RE</td> <td>0: Do not output graphic Red 1: Output graphic Red</td> </tr> <tr> <td>BE</td> <td>0: Do not output graphic Blue (do not output I plane in 16 color mode) 1: Output graphic Blue (also output I plane in 16 color mode)</td> </tr> </table> <p>GE, RE, BE behave differently in 16-color mode and 256-color mode            IGRB applied to each bit after passing through the palette register in 16-color mode            Final output in 256-color mode (after switching the I signal) , 256 out of 512 colors)            MG applied to each RGB component affects only monochrome digital output</p>	Bit	7	6	Five	Four	3	2	1	0	signal					MG	GE	RE	BE	MG	0: Overlay graphics on monochrome display 1: Do not overlay graphics on monochrome display	GE	0: Do not output graphic Green 1: Output graphic Green	RE	0: Do not output graphic Red 1: Output graphic Red	BE	0: Do not output graphic Blue (do not output I plane in 16 color mode) 1: Output graphic Blue (also output I plane in 16 color mode)
Bit	7	6	Five	Four	3	2	1	0																				
signal					MG	GE	RE	BE																				
MG	0: Overlay graphics on monochrome display 1: Do not overlay graphics on monochrome display																											
GE	0: Do not output graphic Green 1: Output graphic Green																											
RE	0: Do not output graphic Red 1: Output graphic Red																											
BE	0: Do not output graphic Blue (do not output I plane in 16 color mode) 1: Output graphic Blue (also output I plane in 16 color mode)																											
F7h	W	<table border="1"> <tr> <th>Bit</th> <td>7</td> <td>6</td> <td>Five</td> <td>Four</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <th>signal</th> <td colspan="7"></td> <td>C</td> </tr> </table> <table border="1"> <tr> <td>C</td> <td>0: 16 line mode 1: 8 line mode</td> </tr> </table>	Bit	7	6	Five	Four	3	2	1	0	signal								C	C	0: 16 line mode 1: 8 line mode						
Bit	7	6	Five	Four	3	2	1	0																				
signal								C																				
C	0: 16 line mode 1: 8 line mode																											

**CRT controller internal register**

register	Explanation																																													
00h	<table border="1"> <tr> <th>Bit</th> <td>7</td> <td>6</td> <td>Five</td> <td>Four</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <th>signal</th> <td colspan="2"></td> <td>K</td> <td>CP</td> <td>WM</td> <td>G16</td> <td colspan="2"></td> </tr> </table>	Bit	7	6	Five	Four	3	2	1	0	signal			K	CP	WM	G16																													
	Bit	7	6	Five	Four	3	2	1	0																																					
	signal			K	CP	WM	G16																																							
	K	Number of lines to display	0: Vertical 25-line mode 1: Vertical 20-line mode																																											
	CP	Text screen function selection	00: Text 64 color display mode 01: Output only the first side (select this for 80 digits) 10: Output only the second side 11: Superimpose the first side and the second side The first side has high priority																																											
WM	Overlay mode	0: Display the graphic screen in the transparent part of the text screen 1: Display the background color in the transparent part of the text screen ( display the graphic screen only in the part where the priority of the graphic is high)																																												
G16	8 colors / 64 colors selected	0: Graphic 256 color / text 64 color mode 1: Graphic 16 color / text 8 color mode																																												
01h, 02h	Display start address																																													
	<table border="1"> <tr> <th>Port</th> <td colspan="4">02h</td> <td colspan="4">01h</td> </tr> <tr> <th>Bit</th> <td>7</td> <td>6</td> <td>Five</td> <td>Four</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> <td>7</td> <td>6</td> <td>Five</td> <td>Four</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <th>signal</th> <td colspan="8"></td> <td colspan="8">SA</td> </tr> </table>	Port	02h				01h				Bit	7	6	Five	Four	3	2	1	0	7	6	Five	Four	3	2	1	0	signal									SA									
Port	02h				01h																																									
Bit	7	6	Five	Four	3	2	1	0	7	6	Five	Four	3	2	1	0																														
signal									SA																																					

03h	<p>Text screen vertical display start line</p> <table border="1" data-bbox="213 120 587 210"> <tr> <td><b>Bit</b></td> <td>7</td> <td>6</td> <td>Five</td> <td>Four</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <td><b>signal</b></td> <td colspan="8">SL</td> </tr> </table> <table border="1" data-bbox="213 237 529 369"> <tr> <td><b>Standard value</b></td> <td><b>SL</b></td> </tr> <tr> <td>At 200 rasters</td> <td>38 (26h)</td> </tr> <tr> <td>At 400 rasters</td> <td>17 (11h)</td> </tr> </table>	<b>Bit</b>	7	6	Five	Four	3	2	1	0	<b>signal</b>	SL								<b>Standard value</b>	<b>SL</b>	At 200 rasters	38 (26h)	At 400 rasters	17 (11h)										
<b>Bit</b>	7	6	Five	Four	3	2	1	0																											
<b>signal</b>	SL																																		
<b>Standard value</b>	<b>SL</b>																																		
At 200 rasters	38 (26h)																																		
At 400 rasters	17 (11h)																																		
05h	<p>Text screen vertical blank start line</p> <table border="1" data-bbox="213 425 587 515"> <tr> <td><b>Bit</b></td> <td>7</td> <td>6</td> <td>Five</td> <td>Four</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <td><b>signal</b></td> <td colspan="8">EL</td> </tr> </table> <table border="1" data-bbox="213 542 552 674"> <tr> <td><b>Standard value</b></td> <td><b>EL</b></td> </tr> <tr> <td>At 200 rasters</td> <td>238 (FEh)</td> </tr> <tr> <td>At 400 rasters</td> <td>217 (D9h)</td> </tr> </table>	<b>Bit</b>	7	6	Five	Four	3	2	1	0	<b>signal</b>	EL								<b>Standard value</b>	<b>EL</b>	At 200 rasters	238 (FEh)	At 400 rasters	217 (D9h)										
<b>Bit</b>	7	6	Five	Four	3	2	1	0																											
<b>signal</b>	EL																																		
<b>Standard value</b>	<b>EL</b>																																		
At 200 rasters	238 (FEh)																																		
At 400 rasters	217 (D9h)																																		
07h	<p>Text screen horizontal display start digit</p> <table border="1" data-bbox="213 730 587 819"> <tr> <td><b>Bit</b></td> <td>7</td> <td>6</td> <td>Five</td> <td>Four</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <td><b>signal</b></td> <td colspan="8">SC</td> </tr> </table> <table border="1" data-bbox="213 846 576 1059"> <tr> <td><b>Standard value</b></td> <td><b>SC</b></td> </tr> <tr> <td rowspan="2">80 digits</td> <td>200 raster</td> <td>11 (0Bh)</td> </tr> <tr> <td>400 raster</td> <td>9 (09h)</td> </tr> <tr> <td rowspan="2">40 digits</td> <td>200 raster</td> <td>10 (0Ah)</td> </tr> <tr> <td>400 raster</td> <td>8 (08h)</td> </tr> </table>	<b>Bit</b>	7	6	Five	Four	3	2	1	0	<b>signal</b>	SC								<b>Standard value</b>	<b>SC</b>	80 digits	200 raster	11 (0Bh)	400 raster	9 (09h)	40 digits	200 raster	10 (0Ah)	400 raster	8 (08h)				
<b>Bit</b>	7	6	Five	Four	3	2	1	0																											
<b>signal</b>	SC																																		
<b>Standard value</b>	<b>SC</b>																																		
80 digits	200 raster	11 (0Bh)																																	
	400 raster	9 (09h)																																	
40 digits	200 raster	10 (0Ah)																																	
	400 raster	8 (08h)																																	
08h	<p>Text screen horizontal blank start digit</p> <table border="1" data-bbox="213 1111 587 1200"> <tr> <td><b>Bit</b></td> <td>7</td> <td>6</td> <td>Five</td> <td>Four</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <td><b>signal</b></td> <td colspan="8">EC</td> </tr> </table> <table border="1" data-bbox="213 1227 576 1440"> <tr> <td><b>Standard value</b></td> <td><b>EC</b></td> </tr> <tr> <td rowspan="2">80 digits</td> <td>200 raster</td> <td>91 (5Bh)</td> </tr> <tr> <td>400 raster</td> <td>89 (59h)</td> </tr> <tr> <td rowspan="2">40 digits</td> <td>200 raster</td> <td>90 (5Ah)</td> </tr> <tr> <td>400 raster</td> <td>88 (58h)</td> </tr> </table>	<b>Bit</b>	7	6	Five	Four	3	2	1	0	<b>signal</b>	EC								<b>Standard value</b>	<b>EC</b>	80 digits	200 raster	91 (5Bh)	400 raster	89 (59h)	40 digits	200 raster	90 (5Ah)	400 raster	88 (58h)				
<b>Bit</b>	7	6	Five	Four	3	2	1	0																											
<b>signal</b>	EC																																		
<b>Standard value</b>	<b>EC</b>																																		
80 digits	200 raster	91 (5Bh)																																	
	400 raster	89 (59h)																																	
40 digits	200 raster	90 (5Ah)																																	
	400 raster	88 (58h)																																	
09h	<p>Display start line</p> <table border="1" data-bbox="213 1491 587 1581"> <tr> <td><b>Bit</b></td> <td>7</td> <td>6</td> <td>Five</td> <td>Four</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <td><b>signal</b></td> <td colspan="7"></td> <td>VD</td> </tr> </table> <p>Setting range is 0 to 7 in 25-line mode and 0 to 9 in 20-line mode.</p>	<b>Bit</b>	7	6	Five	Four	3	2	1	0	<b>signal</b>								VD																
<b>Bit</b>	7	6	Five	Four	3	2	1	0																											
<b>signal</b>								VD																											
0Ah	<p>Graphic 256-color mode I signal switching</p> <table border="1" data-bbox="213 1671 604 1760"> <tr> <td><b>Bit</b></td> <td>7</td> <td>6</td> <td>Five</td> <td>Four</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <td><b>signal</b></td> <td></td> <td></td> <td>GIC</td> <td>RIC</td> <td>BIC</td> <td colspan="3"></td> </tr> </table> <table border="1" data-bbox="213 1787 727 1921"> <tr> <td rowspan="4"><b>xIC</b> I signal switching</td> <td>00:</td> <td>I0</td> </tr> <tr> <td>01:</td> <td>I1</td> </tr> <tr> <td>10:</td> <td>1 (fixed value)</td> </tr> <tr> <td>11:</td> <td>0 (fixed value)</td> </tr> </table> <p>In the graphic screen 256 color mode, the values of R0 / B0 / G0 plane are used for bit 2 and the value of R1 / B1 / G1 plane is used for bit 1 and bit 0 is set to this register. Select with</p>	<b>Bit</b>	7	6	Five	Four	3	2	1	0	<b>signal</b>			GIC	RIC	BIC				<b>xIC</b> I signal switching	00:	I0	01:	I1	10:	1 (fixed value)	11:	0 (fixed value)							
<b>Bit</b>	7	6	Five	Four	3	2	1	0																											
<b>signal</b>			GIC	RIC	BIC																														
<b>xIC</b> I signal switching	00:	I0																																	
	01:	I1																																	
	10:	1 (fixed value)																																	
	11:	0 (fixed value)																																	
0Bh, 0Ch	<p>Background color</p> <table border="1" data-bbox="213 2074 871 2163"> <tr> <td><b>Port</b></td> <td colspan="8">0Ch</td> <td colspan="8">0Bh</td> </tr> <tr> <td><b>Bit</b></td> <td>7</td> <td>6</td> <td>Five</td> <td>Four</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> <td>7</td> <td>6</td> <td>Five</td> <td>Four</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> </table>	<b>Port</b>	0Ch								0Bh								<b>Bit</b>	7	6	Five	Four	3	2	1	0	7	6	Five	Four	3	2	1	0
<b>Port</b>	0Ch								0Bh																										
<b>Bit</b>	7	6	Five	Four	3	2	1	0	7	6	Five	Four	3	2	1	0																			

	<b>signal</b>		G	R	B				
	<p>In 16-color mode, the most significant bit (0Ch Bit0, 0Bh Bit5, 0Bh, Bit2) of each GRB is used as GRB, and in 16-color mode, 0Bh Bit0 is used as I. In 16-color mode, the color code (after applying the palette) of the graphic screen. 0 part is displayed in background color In 256 color mode, the part where the color code of the graphic screen MSB plane (after applying the palette) is 0 and the color code of LSB plane is 0 is displayed in background color To be done</p>								
0Fh	<b>Bit</b>	7	6	Five	Four	3	2	1	0
	<b>signal</b>				200	1	MOD		
	<b>200</b>	Number of display lines (screen output timing switching)			0: High resolution mode (24kHz), 400 rasters 1: Standard resolution mode (15kHz), 200 rasters			Set to match the state of the CRT switch Normally IPL is set, so there is no need to set it.	
<b>MOD</b>	Compatibility mode			00: MZ-2500 mode (usually specified) 01: Change to MZ-2000 mode 10: Change to MZ-80B mode 11: Fixed to MZ-2500 mode					
80h : 8Fh	Graphic palette (16)								
	<b>Bit</b>	7	6	Five	Four	3	2	1	0
	<b>signal</b>				PRx	CCx			
	<b>PRx</b>	Display priority			0: The color of this palette number has a lower priority than the text screen 1: The color of this palette number has a higher priority than the text screen				
<b>CCx</b>	Color code (IGRB)								
In 256-color mode, the graphic palette is applied only to the first side of the graphic screen. When two screens in 16-color mode are overlaid, the palette is applied to both the first and second sides.									

**Joystick**

address	R / W	Explanation								
EFh	R	Joystick state								
		<b>Bit</b>	7	6	Five	Four	3	2	1	0
	<b>signal</b>		TRGB	TRGA	RIGHT	LEFT	BACK	FWD		
	W	Joystick control								
		<b>Bit</b>	7	6	Five	Four	3	2	1	0
		<b>signal</b>	SEL	COM2	COM1	TRGB20	TRGA20	TRGB10	TRGA10	
		<b>TRGA10</b>	Port 1 trigger A output	0: Output L to trigger A on port 1 1: Trigger A on port 1 is input (output H)						
		<b>TRGB10</b>	Port 1 trigger B output	0: L is output to trigger B of port 1: Trigger B of port 1 is input (outputs H)						
		<b>TRGA20</b>	Port 2 trigger A output	0: L is output to trigger A of port 2 1: Trigger A of port 2 is input (outputs H)						
		<b>TRGB20</b>	Port 2 trigger B output	0: L is output to trigger B of port 2 1: Trigger B of port 2 is input (H is output)						
<b>COM1</b>		Port 1 common output	0: Output L 1: Output H							
<b>COM2</b>	Port 2 common output	0: Output L 1: Output H								
<b>SEL</b>	Select port to read	0: Port 1 1: Port 2								
If you just want to read the joystick normally, you can write 0Fh (port 1) or 4Fh (port 2).										



## Printer

address	R / W	Explanation																												
FEh	R / W	Printer control																												
		<table border="1"> <tr> <th>Bit</th> <td>7</td> <td>6</td> <td>Five</td> <td>Four</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <th>R / W</th> <td colspan="3">W</td> <td colspan="5">R</td> </tr> <tr> <th>signal</th> <td>STB</td> <td>PRIM</td> <td colspan="3"></td> <td>1</td> <td>1</td> <td>STA</td> <td>BUSY</td> </tr> </table>	Bit	7	6	Five	Four	3	2	1	0	R / W	W			R					signal	STB	PRIM				1	1	STA	BUSY
		Bit	7	6	Five	Four	3	2	1	0																				
R / W	W			R																										
signal	STB	PRIM				1	1	STA	BUSY																					
FFh	W	Printer data output																												
		<table border="1"> <tr> <th>Bit</th> <td>7</td> <td>6</td> <td>Five</td> <td>Four</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <th>signal</th> <td colspan="8">Data</td> </tr> </table>	Bit	7	6	Five	Four	3	2	1	0	signal	Data																	
Bit	7	6	Five	Four	3	2	1	0																						
signal	Data																													

## 4096 color palette board

16-bit I / O access required

address	R / W	Explanation																
AEh	W	4096 color palette																
		Address [15: 8]																
		<table border="1"> <tr> <th>Bit</th> <td>15</td> <td>14</td> <td>13</td> <td>12</td> <td>11</td> <td>Ten</td> <td>9</td> <td>8</td> </tr> <tr> <th>signal</th> <td colspan="3"></td> <td colspan="3">PALNO</td> <td colspan="2">G / RB</td> </tr> </table>	Bit	15	14	13	12	11	Ten	9	8	signal				PALNO		
Bit	15	14	13	12	11	Ten	9	8										
signal				PALNO			G / RB											
<table border="1"> <tr> <th>G / RB</th> <td colspan="8">0: Write DATA [3: 0] to the blue component of palette number PALNO • Write DATA [7: 4] to the red component 1: Write DATA [3: 0] to the green component of palette number PALNO</td> </tr> </table>	G / RB	0: Write DATA [3: 0] to the blue component of palette number PALNO • Write DATA [7: 4] to the red component 1: Write DATA [3: 0] to the green component of palette number PALNO																
G / RB	0: Write DATA [3: 0] to the blue component of palette number PALNO • Write DATA [7: 4] to the red component 1: Write DATA [3: 0] to the green component of palette number PALNO																	

Enable / disable of the pallet board is controlled by IOA [2] of OPN.  
Palette number 0 is fixed to black (RGB = 000). Writing is invalid

## MZ-1R37 640K EMM

16-bit I / O access required

address	R / W	Explanation
ACh	W	Address Latch Write EMM Address [19:16] = {A15-A8}, EMM Address [15: 8] = {D7-D0}
ADh	R	Data read EMM address [7: 0] = {A15-A8}, data = {D7-D0}
	W	Data write EMM address [7: 0] = {A15-A8}, data = {D7-D0}

\* There is no auto-increment of the address.  
1 wait is added for reading and writing data.

## MZ-1E30 SASI I / F

address	R / W	Explanation																
A4h	R / W	SASI Data																
A5h	W	SASI Selection																
		<table border="1"> <tr> <th>Bit</th> <td>7</td> <td>6</td> <td>Five</td> <td>Four</td> <td>3</td> <td>2</td> <td>1</td> <td>0</td> </tr> <tr> <th>signal</th> <td></td> <td>SEL</td> <td></td> <td>RST</td> <td colspan="4"></td> </tr> </table>	Bit	7	6	Five	Four	3	2	1	0	signal		SEL		RST		
Bit	7	6	Five	Four	3	2	1	0										
signal		SEL		RST														

	R	SASI Status																		
		<table border="1"> <tr> <th>Bit</th> <th>7</th> <th>6</th> <th>Five</th> <th>Four</th> <th>3</th> <th>2</th> <th>1</th> <th>0</th> </tr> <tr> <td>signal</td> <td>REQ</td> <td>ACK</td> <td>BSY</td> <td>MSG</td> <td>C / D</td> <td>I / O</td> <td></td> <td></td> </tr> </table>	Bit	7	6	Five	Four	3	2	1	0	signal	REQ	ACK	BSY	MSG	C / D	I / O		
Bit	7	6	Five	Four	3	2	1	0												
signal	REQ	ACK	BSY	MSG	C / D	I / O														
A8h	W	BIOS ROM address Latch write ROM address [19:16] = {A15-A8}, ROM address [15: 8] = {D7-D0}																		
A9h	R	BIOS ROM data read ROM address [7: 0] = {A15-A8}, data = {D7-D0}																		

\* There is no automatic address increment

## MZ-1E35 ADPCM board (Y8950)

$\phi M =$

Add 1 weight when accessing 3.58MHz ?

address	R / W	Explanation
98h	W	Register number
	R	status
99h	R / W	Register access

The following functions are assigned to GPIO of Y8950 (bit assignment unknown)

- Line input ON / OFF
- Microphone input ON / OFF
- Output level (x1 / x0.5)
- Line output ON / OFF

## TV control (MZ-2531 only)

address	R / W	Explanation																	
AFh	R	TV POWER input signal																	
		<table border="1"> <tr> <th>Bit</th> <th>7</th> <th>6</th> <th>Five</th> <th>Four</th> <th>3</th> <th>2</th> <th>1</th> <th>0</th> </tr> <tr> <td>signal</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>TVPOWER</td> </tr> </table>	Bit	7	6	Five	Four	3	2	1	0	signal							
Bit	7	6	Five	Four	3	2	1	0											
signal								TVPOWER											
AFh	W	TV CONTROL output signal																	
		<table border="1"> <tr> <th>Bit</th> <th>7</th> <th>6</th> <th>Five</th> <th>Four</th> <th>3</th> <th>2</th> <th>1</th> <th>0</th> </tr> <tr> <td>signal</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>TVCTRL</td> </tr> </table>	Bit	7	6	Five	Four	3	2	1	0	signal							
Bit	7	6	Five	Four	3	2	1	0											
signal								TVCTRL											

[Return](#)